International Journal of Electrical and Electronics Engineers
Volume 18, Issue No. 01, Jan-June 2026
ISSN (0) 2321-2055 ISSN (P) 2321-2045

Approximate Arithmetic Circuits for Low-Power Pixel Shading in Image Processing

Tirumalareddy.Anji Reddy
Assistant Professor
Dept. Of ECE
anjireddy104@gmail.com

Munagapati.Naga Dileep
22NE1A0493
Dept. Of ECE
munagapatidileep01357@gmail.com

Nidamanuri.Chandrika
22NE1A04A6
Dept. Of ECE
chandrikanidamanuri19@gmail.com

Munipalli.Swarupa
22NE1A0494
Dept. Of ECE
swarupamunipalli5@gmail.com

Mandalapu.Phaneendar
22NE1A0482
Dept. Of ECE
mandalapuphani45@gmail.com

Abstract— With the growing demand for energy-efficient graphics and image processing applications ,reducing computational power and hardware complexity has become a critical challenge .Approximate computing offers a practical solution by sacrificing a small degree of computational accuracy to achieve significant savings in energy,area, and processing time.This project presents a software -based simulation of approximate arithmetic circuits for pixel shading,replacing exact adders and multipliers with carefully selected approximate variants. Pixel – level shading operations are performed on input images ,and the resulting outputs are evaluated for visual quality using Peak Signal -to -Noise Ratio(PSNR) and Mean Squared Error (MSE) metrics.Simulated hardware metrics,such as gate count and estimated power consumption,are also analyzed to quantify resource savings.The results demonstrate that approximate arithmetic circuits can deliever substantial reduction in computational resources while maintain perceptually acceptable image quality .This project highlights the potential of approximate computing for low-power ,high performance VLSI applications in image processing.

***Index Terms*—Approximate Computing, Pixel Shading, Image Processing, VLSI,PSNR,MSE.**

I (A).INTRODUCTION

In recent years, the demand for high-performance and energy-efficient systems has increased significantly, especially in the fields of graphics and image processing Applications such as real-time rendering, mobile imaging, and edge devices require a large number of arithmetic operations, leading to high power consumption and increased hardware complexity. This creates a major challenge in designing efficient VLSI systems.

Traditional computing methods focus on achieving exact and accurate results. However, many image processing applications can tolerate a small amount of error without affecting the overall visual perception. This observation has led to the emergence of approximate computing, which aims to improve performance and reduce power consumption by allowing controlled inaccuracies in computations.

Approximate arithmetic circuits, such as adders and multipliers, play a key role in reducing computational complexity. By modifying the internal structure of these circuits, it is possible to achieve lower power consumption, reduced delay, and smaller area requirements. These benefits are especially important for resource-constrained devices.

In this project, a software-based simulation approach is used to implement approximate arithmetic circuits for pixel shading operations. The performance of these circuits is evaluated using image quality metrics such as Peak Signal-to-Noise Ratio (PSNR) and Mean Squared Error (MSE).

Additionally, hardware-related parameters such as gate count and estimated power consumption are analyzed to understand the efficiency of the proposed method.

I (B).LITERATURE REVIEW

Approximate computing has gained significant attention as an effective technique for reducing power consumption and hardware complexity in error-tolerant applications such as image processing. Several researchers have proposed approximate arithmetic circuits to achieve an optimal balance between accuracy and efficiency.

In [1] and [5], the authors focus on the design of low-power approximate multipliers for error-resilient applications. Their work demonstrates that approximate multipliers can significantly reduce power consumption and area while maintaining acceptable output quality, making them suitable for image processing tasks.

The work presented in [2] explores efficient approximate adder designs specifically for image processing applications. The authors highlight that carefully designed approximate adders can improve performance by reducing delay and power consumption without causing noticeable degradation in visual quality.

In [3] and [7], a comprehensive analysis of approximate arithmetic circuits is provided, including design methodologies and performance evaluation. These studies emphasize the trade-off between computational accuracy and hardware efficiency, forming the foundation for further research in this field.

Energy-efficient approximate computing architectures for multimedia applications are discussed in [4], where the focus is on system-level optimization. The study shows that approximate computing can effectively enhance overall system performance in real-time applications.

Research in [6] and [8] presents hardware-efficient approximate computing techniques, particularly for image processing systems. These works demonstrate how approximate circuits can be integrated into VLSI designs to achieve reduced power consumption and improved processing speed.

In [9], [10], and [11], various approximate multiplier designs are proposed with an emphasis on reducing circuit complexity and delay. These studies highlight different design strategies for achieving efficient computation in error-tolerant applications.

Finally, [12] focuses on the application of approximate computing in image processing, showing that minor computational inaccuracies do not significantly impact visual perception, thereby validating the use of approximate circuits in such domains.

Overall, the existing literature clearly indicates that approximate arithmetic circuits provide a promising solution for developing energy-efficient and high-performance VLSI systems, particularly in image processing applications.

II. Motivation

The rapid growth of image processing and graphics applications in modern systems has led to an increased demand for high computational performance and energy efficiency. Devices such as smartphones, embedded systems, and edge computing platforms require fast processing while operating under strict power and area constraints. Traditional exact arithmetic circuits consume significant power and hardware resources, making them less suitable for such applications.

In many image processing tasks, perfect computational accuracy is not always necessary, as the human visual system can tolerate small errors without noticeable degradation in image quality. This opens the opportunity to explore approximate computing techniques, which reduce computational complexity by allowing controlled inaccuracies.

The motivation behind this project is to design and analyze approximate arithmetic circuits that can reduce power consumption, delay, and hardware complexity while maintaining acceptable image quality. By applying these techniques to pixel shading operations and evaluating performance using metrics such as PSNR and MSE, this work aims to demonstrate an efficient balance between accuracy and resource utilization for low-power VLSI applications.

III Problem Statement

Modern image processing and graphics applications involve a large number of arithmetic operations, particularly in pixel-level computations such as shading and filtering. These operations rely heavily on exact adders and multipliers, which result in high power consumption, increased hardware complexity, and longer processing time.

This creates a significant challenge for implementing efficient systems, especially in low-power and resources. Conventional approaches focus on achieving high accuracy without considering the trade-off between computational precision and resource utilization.

However, in many visual applications,minor inaccuracies do not significantly affect the perceived image quality. Despite this tolerance, existing systems continue to use exact arithmetic circuits, leading to inefficient use of hardware resources.

Therefore, there is a need to develop an efficient approach that reduces power consumption, delay, and hardware complexity while maintaining acceptable image quality. This project addresses this problem by exploring approximate arithmetic circuits for pixel shading applications and evaluating their performance using both image quality metrics and hardware efficiency parameters.

IV Proposed Methodology

The proposed methodology focuses on implementing approximate arithmetic circuits for efficient pixel shading in image processing applications. Instead of using conventional exact adders and multipliers, approximate variants are selected to reduce computational complexity, power consumption, and hardware requirements.

Initially, an input image is taken and pixel-level shading operations are applied. These operations typically involve multiple arithmetic computations such as addition and multiplication. In the proposed system, these exact arithmetic units are replaced with approximate adders and multipliers designed to perform faster computations with reduced hardware usage.

The entire system is modeled and simulated using a software-based approach. During simulation, pixel values are processed using the selected approximate circuits, and the output image is generated. The quality of the output image is then evaluated using standard image quality metrics such as Peak Signal-to-Noise Ratio (PSNR) and Mean Squared Error (MSE).

In addition to image quality analysis, hardware-related parameters such as gate count, estimated power consumption, and delay are analyzed to measure the efficiency of the proposed design. These parameters help in understanding the trade-off between accuracy and resource optimization.

The overall methodology demonstrates that by carefully selecting approximate arithmetic circuits, it is possible to achieve a balance between reduced computational cost and acceptable image quality, making the approach suitable for low-power VLSI-based image processing applications.



Fig : Flow Chart of an Approximate Adder



Fig : Flow Chart of an Approximate Multiplier

V Results and Discussion

The performance of the proposed approximate arithmetic circuits was evaluated through software-based simulation of pixel shading operations on standard input images. The results obtained were compared with those of conventional exact arithmetic circuits

International Journal of Electrical and Electronics Engineers
Volume 18, Issue No. 01, Jan-June 2026
ISSN (0) 2321-2055 ISSN (P) 2321-2045

to analyze both visual quality and computational efficiency.

From the simulation, it was observed that the output images produced using approximate circuits exhibited very slight variations when compared to the exact results. However, these variations were not visually significant, and the overall perceptual quality of the images remained almost unchanged. This confirms that approximate computing is suitable for image processing applications where minor errors are tolerable.

Quantitative analysis was performed using Peak Signal-to-Noise Ratio (PSNR) and Mean Squared Error (MSE). The PSNR values were found to be relatively high, indicating strong similarity between the original and processed images, while the MSE values were low, showing minimal deviation in pixel intensity levels. These results validate that the loss in accuracy is within acceptable limits.

In addition to image quality, hardware efficiency was analyzed in terms of estimated gate count, power consumption, and delay. The approximate arithmetic circuits demonstrated a noticeable reduction in gate-level complexity due to simplified logic design. This directly contributes to lower power consumption and faster computation compared to exact circuits.

The results clearly indicate a trade-off between accuracy and performance. While a small amount of computational error is introduced, the overall gain in energy efficiency and reduction in hardware resources is significant. Therefore, the proposed approach is highly effective for low-power and high-speed VLSI implementations in image processing applications.

VI. EVALUATION METRICS

The performance of the proposed approximate arithmetic circuits is evaluated using both image quality metrics and hardware efficiency parameters. These metrics help in analyzing the trade-off between computational accuracy and resource optimization.

To assess the quality of the processed images, the following standard metrics are used:

1. Mean Squared Error (MSE):
   MSE measures the average squared difference between the original image and the processed image. A lower MSE value indicates less error and better image quality.

$$MSE = \frac{1}{MN}\sum_{i=1}^{M}\sum_{j=1}^{N}[I(i,j) - K(i,j)]^2$$

Where:

- $I(i,j) \rightarrow$ Original image pixel
- $K(i,j) \rightarrow$ Processed image pixel
- $M, N \rightarrow$ Image dimensions

2. Peak Signal-to-Noise Ratio (PSNR):
   PSNR is used to evaluate the similarity between the original and processed images. It is expressed in decibels (dB), and a higher PSNR value indicates better image quality with less distortion.

$$PSNR = 10\log_{10}\left(\frac{MAX^2}{MSE}\right)$$

Where:

- $MAX \rightarrow$ Maximum pixel value (usually 255)
- $MSE \rightarrow$ Mean Squared Error

To evaluate the efficiency of the proposed design, the following hardware-related parameters are considered:

1. Gate Count:
   It represents the total number of logic gates required to implement the circuit. A lower gate count indicates reduced hardware complexity.
2. Power Consumption:
   This metric estimates the amount of power required by the circuit during operation. Approximate circuits aim to reduce power usage compared to exact designs.
3. Propagation Delay:
   Delay refers to the time taken for the output to respond to input changes. Reduced delay results in faster computation and improved performance.These evaluation metrics collectively provide a comprehensive analysis of the proposed system by considering both visual quality and hardware efficiency.



Fig : Architecture of Approximate Pixel Shading System



Fig :Graph between Exact vs Approximate Intensities

PARAMETER	EXACT CIRCUIT	APPROXIMATE CIRCUIT
POWER CONSUMPTION	30.4W	17.8W
GATE COUNT	30408704	17825792
PSNR	Infinity	40.51599814511651 dB
MSE	0	8.8797×10^{-5}
ACCURACY	100%	99.5456%
POWER REDUCTION	-	41.37931034482758%

Fig : Comparision of Hardware Metrics

VII. APPLICATIONS

The proposed approximate arithmetic circuits can be effectively used in various real-time and low-power image processing applications where minor computational errors are acceptable.

Image Processing Systems:Used in applications such as filtering, enhancement, and pixel-level operations where high speed and low power consumption are required.

Mobile Devices:Suitable for smartphones and tablets where battery life is a critical factor, enabling efficient image rendering with reduced power usage.

Real-Time Graphics Rendering:Applied in gaming and video processing systems to improve performance by reducing computational delay.

Edge Computing Devices:Useful in embedded systems and IoT devices where hardware resources and power availability are limited.

Multimedia Applications :Used in video streaming and compression techniques where slight loss in accuracy does not affect user experience significantly.

Low-Power VLSI Systems:Applicable in designing energy-efficient hardware circuits for modern VLSI-based image processing applications.

These applications demonstrate the practical importance of approximate computing in achieving a balance between performance and energy efficiency.

VIII. CONCLUSION

This paper presented the design and analysis of approximate arithmetic circuits for energy-efficient pixel shading applications. By replacing exact adders and multipliers with approximate variants, the proposed approach successfully reduces computational complexity, power consumption, and hardware requirements.

The simulation results demonstrate that the use of approximate circuits introduces only minor errors, which do not significantly affect the visual quality of the processed images. Image quality metrics such as PSNR and MSE confirm that the output remains within acceptable limits.

Furthermore, the analysis of hardware parameters, including gate count, power consumption, and delay, shows a clear improvement in efficiency compared to conventional exact designs.

This highlights the effectiveness of approximate computing in achieving a balance between accuracy and performance.Overall, the proposed method proves to be a promising solution for low-power and high-performance VLSI applications in image processing. Future work can focus on implementing the design on hardware platforms such as FPGA to further validate the results.

IX. FUTURE WORK

The proposed project focuses on the software-based simulation of approximate arithmetic circuits for pixel shading applications. In the future, this work can be extended by implementing the proposed design on hardware platforms such as FPGA or ASIC to validate real-time performance and power efficiency.

Further improvements can be made by exploring advanced approximate adder and multiplier designs to achieve better trade-offs between accuracy and hardware efficiency. Optimization techniques can also be applied to dynamically control the level of approximation based on application requirements.

Additionally, the proposed approach can be extended to other image processing operations such as filtering, compression, and feature extraction. The integration of approximate computing with emerging technologies like machine learning and edge computing can further enhance system performance.

Overall, future research can focus on developing adaptive and intelligent approximate systems that provide improved efficiency while maintaining high-quality output for real-world applications.

REFERENCES

[1] M. S. Ansari, J. Han, and F. Lombardi, “Low-power approximate multipliers for error-resilient applications,” IEEE Transactions on Emerging Topics in Computing, 2020.

[2] K. M. Reddy, M. S. Ansari, and F. Lombardi, “Efficient approximate adder design for image processing,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020.

[3] M. S. Ansari, B. F. Cockburn, and F. Lombardi, “Approximate arithmetic circuits for low-power applications,” IEEE Transactions on VLSI Systems, 2020.

[4] B. J. Yoo, “Energy-efficient approximate computing architectures for multimedia applications,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC), 2020.

[5] W. Liu, L. Lombardi, and M. Shafique, “Design of approximate multipliers for low-power image processing,” IEEE Transactions on Computers, 2020.

[6] M. A. Hanif, R. Hafiz, and M. Shafique, “Hardware-efficient approximate computing for image processing,” in Proceedings of the Design Automation Conference (DAC), 2020.

[7] M. S. Ansari, J. Han, and F. Lombardi, “Approximate arithmetic circuits: Design and analysis,” IEEE Transactions on Computers, 2020.

[8] H. Saadat, M. A. Hanif, and M. Shafique, “Approximate computing techniques for energy-efficient VLSI systems,” in Proceedings of the Design, Automation & Test in Europe (DATE), 2020.

[9] H. Saadat, M. A. Hanif, and M. Shafique, “Low-power approximate multipliers,” in Proceedings of the Design Automation Conference (DAC), 2019.

[10] H. Jiang, J. Han, and F. Lombardi, “Approximate arithmetic circuits for error-tolerant applications,” IEEE Transactions on Computers, 2019.

[11] H. Jiang, L. Liu, and F. Lombardi, “Efficient approximate multiplier design,” in Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI), 2019.

[12] F. Ebrahimi, M. S. Ansari, and F. Lombardi, “Approximate computing for image processing,” IEEE Transactions on Circuits and Systems II, 2019.